irq-for-riscv-02-23-24
default avatar
tglx@linutronix.de
f4cc33e7 · irqchip/riscv-intc: Introduce Andes hart-level interrupt controller ·
Unverified 
INTC changes to consume for RISCV